optimization technique for fault diagnosis of nonlinear analog circuits with tolerance. This paper deals with fault isolation in nonlinear analog circuits with tolerance under an insufficient number of independent voltage approach is proposed and utilized in locating the most likely faulty elements in nonlinear circuits. The validity of the proposed method is verified by both extensive computer simulations and practical examples. One simulation example is presented in the paper.
INTRODUCTION
For nearly four decades, the subject of fault location in analog circuits has been of interest to researchers in circuits and systems. In recent years research of analog fault diagnosis has been further motivated by rapid development in analog VLSI signal processing, RF integrated circuits, mixed-signal testing and system on chip -;/,+I = .f;,+, @/>+I 1 ;/>+<, -.f;,+</ ('$>+<, )
When the nonlinear circuit is fault-free, the nonlinear compcment implementation. A number of promising techniques have emerged [1-5]. However, analog circuit fault location has proved to be an extremely difficult problem. This is mainly because of cc"onent tolerance and the nonlinear naturc of the problem.
will work at its static point e,, and its voltagc-cu,,.cnt relatior, call Among many fault diagnosis methods, the L, optilnization techllique be described as 'QO = ~vll"Q(l where .YO is the value Of Static is a very important parameter identification approach [2-51, which is immune to tolerance. This method has been successfilliY wed to isolate most likely faulty elements in linear analog circuits and combined with neural networks [6] , real-time testing can be possible for linear circuits with tolerance [ 6 ] .
conductance at working point Q,, , iQo and are the current and voltage at pointQo, respectively. When the circuit is faulty. no matter whether thc nonlinear element is faulty or not, the static Some fault verification methods have been proposed for nonlinear circuit fault diagnosis [ 2 ] . Based on these linearization principles, parameter identification methods can be developed for nonlinear parameter will change from )'(,to ?:,,+A?) , where circuits. In particular, the L , optimization method can be extended and modified for fault diagnosis of nonlinear circuits with tolerance. Neural networks can also be used to facilitate the method to be more effective and faster for nonlinear circuit fault location.
AY represents the increment from j',,. 
The result of thc optimization problem in Eq.(3) providcs us with E/,.
Then the network can be simulated using the extenial excitation source and obtained equivalent current sources E/, to find V , , ;=I. 
NEURAL NETWORKS APPLIED TO L,-NORII/I FAULT DIAGNOSIS OF NONLINEAR ClRCUIlrS
According to the above analyses, nonlinear circuit diagnosis L,-norm problem has three representations corresponding to Eq. (3), ( 5 ) and ( The L, -norm problem above can be transformed to unconstmined optimization problem using nondifferentiable exact penalty approach.. When the conditions for optimality of the non1inea.r L,-norm problem are satisfied, the solution of the unconstrained problem will be that one the corresponding constrained L,-norm problem.
There exist many very efficient numerical algorithms to solving the least absolute value optimization problem [3] .But one possible and very promising approach to solving such optimization problem in real time is to apply artificial neural networks [6] .For solving the L,-norm problem above by using neural networks, the key step is to derive a computational energy function (Lyapunov function) E(x) so that the lowest energy state will correspond to the desired solution. According to optimization theory, the objective function of the unconstrained optimization problem can be taken for computational energy function of neural network. Using a general gradient approach for minimization of E(x), the unconstrained optimization problem can be mapped to a system of differential equations. The system can be implemented by analog neuron-like networks which can find solutions in almost real-time. In order to limit space of the paper, the neural networks for solving the analog diagnosis L,-norm problem aren't included Actually, the algorithm and/or architecture of neural networks for solving the analog diagnosis L,-norm problem can be deduced from reference [4] and [6] .
EXAMPLE OF THE NEW METHOD FOR FAULT LOCATION OF NONLINEAR CIRCUITS
Several examples have been simulated and a good agreement with theoretical considerations have been.obtained for all of them. We are now presenting one example to see how the proposed method works with nonlinear circuits with tolerance.
Consider the nonlinear resistive network shown in We simulate the faulty nonlinear circuit again and find that only the VI curve of nonlinear element 7 significantly deviates from its tolerance characteristic zone, hence element 7 is faulty and element 8 is fault-free. In fact, in our original setting up, linear element 1 and nonlinear element 7 are assumed faulty. It can thus be seen that the proposed method can correctly locate the faults.
CONCLUSIONS
A neural network-based L,-norm optimization approach has Been proposed for fault diagnosis of nonlinear resistive circuits with tolerance. An example has been presented, which shows that the proposed method can effectively locate faults in nonlinear circuits. The new method is suitable for on-line fault diagnosis of nonlinear circuits as it requires fewer steps in the L, optimization and the use of neural networks further speed up the diagnosis process. 
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